

# Qucs

---

## A Tutorial Modelling Operational Amplifiers

Mike Brinson

---

Copyright © 2006, 2007 Mike Brinson <mbrin72043@yahoo.co.uk>

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation. A copy of the license is included in the section entitled "GNU Free Documentation License".

# Introduction

Operation amplifiers (OP AMP) are a fundamental building block of linear electronics. They have been widely employed in linear circuit design since they were first introduced over thirty years ago. The use of operational amplifier models for circuit simulation using SPICE and other popular circuit simulators is widespread, and many manufacturers provide models for their devices. In most cases, these models do not attempt to simulate the internal circuitry at device level, but use macromodelling to represent amplifier behaviour as observed at the terminals of a device. The purpose of this tutorial note is to explain how macromodels can be used to simulate a range of the operational amplifier properties and to show how macromodel parameters can be obtained from manufacturers data sheets. This tutorial concentrates on models that can be simulated using Qucs release 0.0.9.

## The Qucs built-in operational amplifier model

Qucs includes a model for an ideal operational amplifier. It's symbol can be found in the nonlinear components list. This model represents an operational amplifier as an ideal device with differential gain and output voltage limiting. The model is intended for use as a simple gain block and should not be used in circuit simulations where operational amplifier properties are crucial to overall circuit performance. Fig. 1 shows a basic inverting amplifier with a gain of ten, based on the Qucs OP AMP model. The simulated AC performance of this circuit is shown in Fig. 2. From Fig. 2 it is observed that the circuit gain and phase shift are constant and do not change as the frequency of the input signal is increased. This, of course, is an ideal situation which practical operational amplifiers do not reproduce. Let us compare the performance of the same circuit with the operational amplifier represented by a device level circuit. Shown in Fig. 3 is a transistor circuit diagram for the well known UA741 operational amplifier<sup>1</sup>. The gain and phase results for the circuit shown in Fig. 1, where the OP AMP is modelled by the UA741 transistor level model, are given in Fig. 4. The curves in this figure clearly illustrate the differences between the two simulation models. When simulating circuits that include operational amplifiers the quality of the OP AMP model can often be a limiting factor in the accuracy of the overall simulation results. Accurate OP AMP models normally include a range of the following device characteristics: (1)

---

<sup>1</sup>The UA741 operational amplifier is one of the most studied devices. It is almost unique in that a transistor level model has been constructed for the device. Details of the circuit operation and modelling of this device can be found in (1) Paul R. Grey et. al., *Analysis and Design of Analog Integrated Circuits*, Fourth Edition, 2001, John Wiley and Sons INC., ISBN 0-471-32168-0, and (2) Andrei Vladimirescu, *The SPICE book*, 1994, John Wiley and Sons, ISBN 0-471-60926-9.




Figure 1: Qucs schematic for a basic OP AMP inverting amplifier:Qucs OP AMP has  $G=1\text{e}6$  and  $U_{\text{max}}=15\text{V}$ .

DC and AC differential gain, (2) input bias current, (3) input current and voltage offsets, (4) input impedance, (5) common mode effects, (6) slew rate effects, (7) output impedance, (8) power supply rejection effects, (9) noise, (10) output voltage limiting, (11) output current limiting and (12) signal overload recovery effects. The exact mix of selected properties largely depends on the purpose for which the model is being used; for example, if a model is only required for small signal AC transfer function simulation then including the output voltage limiting section of an OP AMP model is not necessary or indeed may be considered inappropriate. In the following sections of this tutorial article macromodels for a number of the OP AMP parameters listed above are developed and in each case the necessary techniques are outlined showing how to derive macromodel parameters from manufacturers data sheets.




Figure 2: Gain and phase curves for a basic OP AMP inverting amplifier.




Figure 3: Transistor level circuit for the UA741 operational amplifier.




Figure 4: Gain and phase curves for a times 10 inverting amplifier with the OP AMP represented by a transistor level UA741 model.




Figure 5: Modified Qucs OP AMP model to include single pole frequency response.




Figure 6: Gain and phase curves for the circuit shown in Fig. 5.

## Adding features to the Qucs OP AMP model

In the previous section it was shown that the Qucs OP AMP model had a frequency response that is independent of frequency. By adding external components to the Qucs OP AMP model the functionality of the model can be improved. The UA741 differential open loop gain has a pole at roughly 5Hz and a frequency response that decreases at 20 dB per frequency decade from the first pole frequency up to a second pole frequency at roughly 3 MHz. The circuit shown in Fig. 5 models the differential frequency characteristics of a UA741 from DC to around 1 MHz. Figure 6 illustrates the closed loop frequency response for the modified Qucs OP AMP model.

## Modular operational amplifier macromodels

Macromodelling is a term given to the process of modelling an electronic device as a "black box" where individual device characteristics are specified in terms of the signals, and other properties, observed at the input and output terminals of the black box. Such models operate at a functional level rather than at the more detailed transistor circuit level, offering considerable gain in computational efficiency.<sup>2</sup> Macromodels are normally derived directly from manufacturers data sheets. For the majority of operational amplifiers, transistor level models are not normally provided by manufacturers. One notable exception being the UA741 operational amplifier shown in Fig. 3.

A block diagram of a modular<sup>3</sup> general purpose OP AMP macromodel is illustrated in Fig. 7. In this diagram the blocks represent specific amplifier characteristics modelled by electrical networks composed of components found in all the popular circuit simulators<sup>4</sup>. Each block consists of one or more components which model a single amplifier parameter or a group of related parameters such as the input offset current and voltage. This ensures that changes to one particular parameter do not indirectly change other parameters. Local nodes and scaling are also employed in the macromodel blocks. Furthermore, because each block operates separately,

---

<sup>2</sup> Computational efficiency is increased mainly due to the fact that operational amplifier macromodels have, on average, about one sixth of the number of nodes and branches when compared to a transistor level model. Furthermore, the number of non-linear p-n junctions included in a macromodel is often less than ten which compares favorable with the forty to fifty needed to model an amplifier at transistor level.

<sup>3</sup>Brinson M. E. and Faulkner D. J., Modular SPICE macromodel for operational amplifiers, IEE Proc.-Circuits Devices Syst., Vol. 141, No. 5, October 1994, pp. 417-420.

<sup>4</sup>Models employing non-linear controlled sources, for example the SPICE B voltage and current sources, are not allowed in Qucs release 0.0.9. Non-linear controlled sources are one of the features on the Qucs to-do list.



scaled voltages do not propagate outside individual blocks. Each block can be modelled with a Qucs subcircuit that has the required specification and buffering from other blocks. Moreover, all subcircuits are self contained entities where the internal circuit details are hidden from other blocks. Such an approach is similar to structured high-level computer programming where the internal details of functions are hidden from users. Since the device characteristics specified by each block are separate from all other device characteristics only those amplifier characteristics which are needed are included in a given macromodel. This approach leads to a genuinely structured macromodel. The following sections present the detail and derivation of the electrical networks forming the blocks drawn in Fig. 7. To illustrate the operation of the modular OP AMP macromodel the values of the block parameters are calculated for the UA741 OP AMP and used in a series of example simulations. Towards the end of this tutorial note data are presented for a number of other popular general purpose operational amplifiers.

## A basic AC OP AMP macromodel.

A minimum set of blocks is required for the modular macromodel to function as an amplifier: an input stage, a gain stage and an output stage. These form the core modules of all macromodels.

### The input stage.

The input stage includes amplifier offset voltage, bias and offset currents, and the differential input impedance components. The circuit for the input stage is shown in Fig. 8, where

1.  $R1 = R2 =$  Half of the amplifier differential input resistance ( $RD$ ).
2.  $Cin =$  The amplifier differential input capacitance ( $CD$ ).
3.  $Ib1 = Ib2 =$  The amplifier input bias current ( $IB$ ).
4.  $Ioff =$  Half the amplifier input offset current ( $IOFF$ ).
5.  $Voff1 = Voff2 =$  Half the input offset voltage (  $VOFF$ ).

Typical values for the UA741 OP AMP are:

1.  $RD = 2\text{ M}\Omega$  and  $R1 = R2 = 1\text{ M}\Omega$
2.  $CD = Cin1 = 1.4\text{ pF}$ .

3.  $IB = Ib1 = Ib2 = 80 \text{ nA}$ .
4.  $IOFF = 20 \text{ nA}$  and  $Ioff1 = 10 \text{ nA}$ .
5.  $VOFF = 0.7 \text{ mV}$  and  $Voff1 = Voff2 = 0.35 \text{ mV}$ .





Figure 7: Block diagram of an operational amplifier macromodel.

The differential output signal ( $VD$ ) is given by  $VD_{P1} - VD_{N1}$  and the common mode output signal ( $VCM$ ) by  $(VD_{P1} + VD_{N1})/2$ .



## Voltage gain stage 1.

The circuit for voltage gain stage 1 is shown in Fig. 9, where

1.  $RD1 = 100 \text{ M}\Omega$  = A dummy input resistor - added to ensure nodes  $IN\_P1$  and  $IN\_N1$  are connected by a DC path.
2.  $GMP1 = 1 \text{ S}$  = Unity gain voltage controlled current generator.
3.  $RADO$  = The DC open loop differential gain (  $AOL(DC)$  ) of the OP AMP.
4.  $CP1 = 1/(2*\pi*GBP)$ , where  $GBP$  = the OP AMP gain bandwidth product.

Typical values for the UA741 OP AMP are:

1.  $RADO = 200\text{k}\Omega$ . ( $AOL(DC) = 106 \text{ dB}$ )
2.  $CP1 = 159.15 \text{ nF}$  (The typical value for UA741 GBP is 1 MHz).

## Derivation of voltage gain stage 1 transfer function

Most general purpose operational amplifiers have an open loop differential voltage gain which has (1) a very high value at DC (2) a dominant pole ( $fp1$ ) at a low frequency - typically below 100 Hz, and (3) a gain response characteristic that rolls-off at 20 dB per decade up to a unity gain frequency which is often in the MHz region. This form of response has a constant gain bandwidth product ( $GBP$ ) over the frequency range from  $fp1$  to  $GBP$ . A typical OP AMP differential open loop response is shown in Fig. 10. The voltage gain transfer function for this type of characteristic can be modelled with the electrical network given in Fig. 9, where the the AC voltage transfer function is

$$v_{out}(POLE\_1\_OUT1) = \frac{GMP1 * (V(IN\_P1) - V(IN\_N1)) * RADO}{1 + j(\omega * RADO * CP1)} \quad (1)$$




Figure 9: Modular OP AMP first voltage gain stage.




Figure 10: OP AMP open loop differential voltage gain as a function of frequency.

Where

$$f_{P1} = \frac{1}{2\pi * R_{ADO} * C_{P1}} \quad (2)$$

Let  $R_{ADC} = A_{ol}(DC)$  and  $G_{MP1} = 1 \text{ S}$ . Then, because  $f_{p1} * A_{OL}(DC) = GBP$ ,

$$C_{P1} = \frac{1}{2\pi * GBP} \quad (3)$$




Figure 11: Modular macromodel output stage.

## Output stage.

The electrical network representing a basic output stage is given in Fig. 11, where

1.  $RD1 = 100 \text{ M}\Omega$  = A dummy input resistor - added to ensure nodes  $IN\_P1$  and  $IN\_N1$  are connected by a DC path.
2.  $EOS1 \text{ } G = 1$  = Unity gain voltage controlled voltage generator.
3.  $ROS1$  = OP AMP output resistance.

A typical value for the UA741 OP AMP output resistance is  $ROS1 = 75\Omega$ .

## A subcircuit model for the basic AC OP AMP macromodel

The model for the basic AC OP AMP macromodel is shown in Fig. 12. The input stage common mode voltage ( $V_{cm}$ ) is not used in this macromodel and has been left floating. To test the performance of the AC macromodel its operation was compared to the transistor level UA741 model. Figure 13 shows a schematic circuit for two inverting amplifiers, each with a gain of ten, driven from a common AC source. One of the amplifiers uses the simple AC macromodel and the other the transistor level UA741 model. Figure 14 illustrates the output gain and phase curves for both amplifiers. In general the plotted curves are very similar. However, at frequencies above the GBP frequency the basic AC macromodel does not correctly model actual OP AMP performance. This is to be expected because the simple AC macromodel does not include any high frequency modelling components. Notice also that the DC output voltages for  $v_{out}$  and  $v_{out3}$  are very similar, see the DC tabular results given in Fig. 13.




Figure 12: Simple AC OP AMP macromodel.






Figure 13: Test circuit for an inverting amplifier. Output signals: (1) vout for AC macromodel, (2) vout3 for UA741 transistor model.




Figure 14: Simulation test results for the circuit shown in Fig. 13.

## A more accurate OP AMP AC macromodel

Most general purpose OP AMPs have a high frequency pole in their differential open loop gain characteristics. By adding a second gain stage to the simple AC macromodel the discrepancy in the high frequency response can be corrected. The model for the second gain stage is shown in Fig. 15. This additional gain stage has a structure similar to the first gain stage, where

1.  $RD2 = 100 \text{ M}\Omega$  = A dummy input resistor - added to ensure nodes  $IN\_P2$  and  $IN\_N2$  are connected by a DC path.
2.  $GMP2 = 1 \text{ S}$  = Unity gain voltage controlled current generator.
3.  $RP2 = 1 \Omega$ .
4.  $CP2 = 1/(2\pi * fp2)$ , where  $fp2$  = the second pole frequency in Hz.

A typical value for the UA741 OP AMP high frequency pole is  $fp2 = 3 \text{ M Hz}$

### Derivation of voltage gain stage 2 transfer function.

The differential voltage gain transfer function for voltage gain stage 2 is given by

$$v_{out}(POLE\_2\_OUT1) = \frac{GMP2 * (V(IN\_P2) - V(IN\_N2)) * RP2}{1 + j(\omega * RP2 * CP2)} \quad (4)$$

Let  $RP2 = 1 \Omega$  and  $GMP2 = 1 \text{ S}$ . Then

$$v_{out}(POLE\_2\_OUT1) = \frac{V(IN\_P2) - V(IN\_N2)}{1 + j(\omega * CP2)} \quad (5)$$

and

$$CP2 = \frac{1}{2\pi * fp2} \quad (6)$$




Figure 15: Modular OP AMP second voltage gain stage.




Figure 16: Test circuit for simulating OP AMP open loop differential gain.

## Simulating OP AMP open loop differential gain

The circuit shown in Fig. 16 allows the open loop differential gain ( $Aol(f)$ ) to be simulated. This circuit employs a feedback resistor to ensure DC stability. Fig. 16 illustrates two test circuits driven from a common AC source. This allows the performance of the AC macromodel and the UA741 transistor level model to be compared. The AC voltage transfer function for the test circuit is

$$vout(f) = \frac{Aol(f)}{1 + \frac{Aol(f)}{1 + j\omega * R * C}} vin(f) \quad (7)$$

where  $vout(f) = (V^+ - V^-) * Aol(f)$ ,  $V^+ = vin(f)$ , and  $V^- = \frac{vout(f)}{1 + j\omega * R * C}$

Provided  $\frac{Aol(f)}{\omega * R * C} \ll 1$ , equation (7) becomes  $vout(f) \Rightarrow Aol(f) * vin(f)$ . Hence, for those frequencies where this condition applies  $vout(f) = Aol(f)$  when  $vin(f) = 1$  V. Figure 17 shows plots of the open loop simulation data. Clearly with the test circuit time constant set at 1e6 seconds the data is accurate for frequencies down to 1 Hz.




Figure 17: Simulation test results for the circuit shown in Fig. 16.

## Adding common mode effects to the OP AMP AC macromodel

The open-loop differential gain  $A_D(f)$  for most general purpose operational amplifiers can be approximated by

$$A_D(f) = AD(0) \frac{1}{1 + j \frac{f}{f_{PD}}} \quad (8)$$

Similarly, the common-mode gain  $A_{CM}(f)$  can be represented by the same single-pole response and a single zero response given by

$$A_{CM}(f) = A_{CM}(0) \frac{1 + j \frac{f}{f_{CMZ}}}{1 + j \frac{f}{f_{PD}}} \quad (9)$$

Defining the common-mode rejection ratio  $CMRR(f)$  of an OP AMP as

$$CMRR(f) = \frac{A_D(f)}{A_{CM}(f)} \quad (10)$$

gives

$$CMRR(f) = CMRR(0) \frac{1}{1 + j \frac{f}{f_{CMZ}}} \quad (11)$$

where

$$CMRR(0) = \frac{A_D(0)}{A_{CM}(0)} \quad (12)$$

Common-mode effects can be added to OP AMP macromodels by including a stage in the modular macromodel that introduces a zero in the amplifier frequency response. Output  $V_{CM}$  from the macromodel input stage senses an amplifier common mode signal. This signal, when passed through a CR network generates the required common mode zero. Figure 18 gives the model of the zero generating network, where.

1.  $RDCMZ = 650 \text{ M}\Omega = \text{common-mode input resistance}/2$ .
2.  $RCM1 = 1 \text{ M}\Omega$

$$3. \text{ } ECM1 \text{ G} = 31.623 = \frac{\frac{RCM1}{RCM2}}{CMRR(0)}. \text{ (NOTE: } RCM1/RCM2 \text{ is a scaling factor.)}$$




Figure 18: Common-mode zero macromodel

$$4. CCM1 = 795.8 \text{ pF} = \frac{1}{2\pi * RCM1 * f_{CMZ}}.$$

$$5. RCM2 = 1 \Omega$$

Typical values for the UA741 OP AMP are:

1. Common-mode input resistance = 1300 M $\Omega$ .
2.  $CMRR(0) = 90 \text{ dB}$
3.  $f_{CMZ} = 200 \text{ Hz}$ .

The AC voltage transfer function for the common-mode zero transfer function is

$$V_{out}(CMV\_OUT1) = G(ECM1) \frac{RCM2}{RCM1} \left[ \frac{1 + j\omega * RCM1 * CCM1}{1 + j\omega * RCM2 * CCM1} \right] [V(IN\_P1) - V(IN\_N1)] \quad (13)$$

As  $\frac{RCM2}{RCM1} \ll 1$ , the pole introduced by the common-mode RC network is at a very high frequency and can be neglected. Combining the common-mode zero with the previously defined stage models yields the macromodel shown in Fig. 19. In this model the differential and common-mode signals are combined using a simple analogue adder based on voltage controlled current generators.

## Simulating OP AMP common-mode effects

OP AMP common-mode effects can be simulated using the circuit shown in Fig. 20.<sup>5</sup> The resulting output voltages (vout.v and vout3.v) for a test circuit with matched

<sup>5</sup>Brinson M.E. and Faulkner D.J., New approaches to measurement of operational amplifier common-mode rejection ratio in the frequency domain, IEE Proc-Circuits Devices Sys., Vol 142, NO. 4, August 1995, pp 247-253.




Figure 19: AC macromodel including common-mode zero.






Figure 20: Simulation of OP AMP common-mode performance.

resistors are shown plotted in Fig. 21, where  $\frac{vout(0)}{vin} = \frac{1}{CMRR(0)}$ . Clearly the test results for the macromodel and the UA741 transistor model are very similar. In the case of the macromodel typical device parameters were used to calculate the macromodel component values. However, in the transistor level model the exact values of the component parameters are unknown.<sup>6</sup>

<sup>6</sup>The UA741 transistor level model is based on an estimate of the process parameters that determine the UA741 transistor characteristics. Hence, the device level model is unlikely to be absolutely identical to the model derived from typical parameters values found on OP AMP data sheets. From the simulation results the CMRR(0) values are approximately (1) macromodel 90 dB, (2) UA741 transistor model 101 dB. Similarly, the common-mode zero frequencies are approximately (1) macromodel 200 Hz, (2) UA741 transistor model 500 Hz.




Figure 21: Simulation test results for the circuit shown in Fig. 20.

# Large signal transient domain OP AMP macro-models

The modular macromodel introduced in the previous sections concentrated on modelling OP AMP performance in the small signal AC domain. Large signal models need to take into account the passage of signals through an OP AMP in the time domain and limit the excursion of voltage and current swings to the practical values found in actual amplifiers. Starting with the AC domain macromodel introduced in the previous sections, adding a slew rate limiting stage and a over-drive stage will more correctly model OP AMP high speed large signal limitations. Furthermore, by adding output voltage and current limiting stages the OP AMP macromodel will correctly model large signal effects when signal levels approach circuit power supply voltages or the OP AMP output current limits.

## Slew rate macromodel derivation

The slew rate of an OP AMP can be modelled by limiting the current charging  $CP1$  in the first voltage gain stage  $POLE1$ . From Fig. 9

$$GMP1(V(IN\_P1) - V(IN\_N1)) = \frac{V(POLE\_1\_OUT1)}{RADO} + CP1 * \frac{dV(POLE\_1\_OUT1)}{dt} \quad (14)$$

Hence, provided  $RADO$  is large<sup>7</sup>

$$GMP1(V(IN\_P1) - V(IN\_N1)) \simeq CP1 * \frac{dV(POLE\_1\_OUT1)}{dt} \quad (15)$$

But  $CP1 = \frac{1}{2\pi * GBP}$   
Yielding

$$GMP1(V(IN\_P1) - V(IN\_N1)) \simeq \frac{1}{2\pi * GBP} * \frac{dV(POLE\_1\_OUT1)}{dt} \quad (16)$$

Moreover, if  $\frac{dV(POLE\_1\_OUT1)}{dt}$  is set equal to the OP-AMP slew rate then the current

charging  $CP1$  will be limited to the maximum allowed. In Fig. 9  $GMP1$  is 1 S.

---

<sup>7</sup>This condition is normally true because  $RADO$  is set to the DC open loop differential gain in macromodule  $POLE1$ .




Figure 22: OP AMP slew rate macromodel.

Therefore, voltage difference  $V(IN\_P1) - V(IN\_N1)$

must be set to  $\frac{1}{2\pi * GBP} * \frac{dV(POLE\_1\_OUT1)}{dt}$ .

This is done by the network SLEWRT shown in Fig. 22, where

1.  $RSCALE1 = 100 \Omega = \text{Scaling resistance (Scale factor x 100)}$ .
2.  $SRC1 \text{ } G = 1 \text{ S}$ .
3.  $VSR1 = V1$ .
4.  $GMSRT1 \text{ } G = 0.01 \text{ S}$ . (Scale factor = 1/100).
5.  $RSRT1 = 1 \Omega$

And,

1.  $V1 = \frac{100 * Positive\_slew\_rate}{2\pi * GBP} - 0.7V$
2.  $V2 = \frac{100 * Negative\_slew\_rate}{2\pi * GBP} - 0.7V$
3. The diode parameters are  $IS=1e-12$   $IBV=20mA$   $BV=V1+V2$ , others default.

Typical values for the UA741 OP AMP are:

1.  $Positive\_slew\_rate = Negative\_slew\_rate = 0.5V/\mu S$ .
2.  $V1 = V2 = 7.25V$ .

Scaling is used in the slew rate model to allow the use of higher voltages in the clamping circuit. Increased voltages reduce errors due to the forward biased junction voltage. Current limiting results by clamping the voltage across resistor  $RSCALE1$  with a diode. This diode acts as a zener diode and saves one nonlinear junction when compared to conventional clamping circuits. The output section of

the SLEWRT circuit removes the internal scaling yielding an overall gain of unity for the module.

The circuit in Fig. 23 demonstrates the effect of slew rate limiting on OP AMP transient performance. Three identical OP AMP inverter circuits are driven from a common input 10 kHz AC signal source. Voltage controlled voltage sources are used to amplify the input signal to the second and third circuits. The three input signals are (1) 5 V peak, (2) 10 V peak and (3) 15 V peak respectively. The input and output waveforms for this circuit are illustrated in Fig. 24. The effect of slew rate limiting on large signal transient performance is clearly demonstrated by these curves. In the case of the 15 V peak input signal the output signal (vout3.Vt) has a slope that is roughly 0.5 V per  $\mu$ S.

## Modelling OP AMP overdrive and output voltage limiting

Large transient signals can overdrive an OP AMP causing it's output voltage to saturate. On removal of the overdrive signal an OP AMP takes a finite time to recover<sup>8</sup> and return to normal linear circuit behaviour. When saturated the output voltage is clamped at a voltage close to the plus or minus power rail voltage. The overdrive and voltage clamping properties of an OP AMP are related and macromodels for both effects need to be added to an OP AMP model when simulating OP AMP overdrive characteristics. However, in many circuit simulations the overdrive macromodel can be left out without loss of functionality or accuracy.

The effect of overdrive signals can be modelled by a voltage clamping circuit which takes account of OP AMP recovery time from voltage overdrive. This extra element clamps the output of the POLE1 module at a level above the OP AMP DC supply voltages. The overall effect of the overdrive circuit is to delay the restoration of linear circuit behaviour when an overload signal is removed. In contrast to the overdrive module the output voltage limiting module clamps the output voltage to a voltage close to the power rail voltages, clipping any output voltage excursions above the power rail voltage levels. Figure 25 illustrates the macromodels for the overdrive and output voltage limiting models, where

1.  $VOVDR1 = 2.5 \text{ V} = (\text{Positive slew rate}) * (\text{Amplifier recovery time}).$
2.  $VOVDR2 = 2.5 \text{ V} = (\text{Negative slew rate}) * (\text{Amplifier recovery time}).$
3.  $VLIM1 = 2.0 \text{ V} = (+ \text{ supply voltage}) - (\text{Maximum positive output voltage}) + 1 \text{ V}.$

---

<sup>8</sup>Overload recovery time of an OP AMP is the time required for the output voltage to recover to a rated output voltage from a saturated condition. Typical values are in the  $\mu$  S region.




Figure 23: OP AMP slew rate test circuit.




Figure 24: OP AMP slew rate simulation waveforms for the circuit shown in Fig. 23.




Figure 25: OP AMP overdrive and output voltage limiting macromodels.

4.  $VLIM2 = 2.0 \text{ V} = (- \text{ supply voltage}) - (\text{Maximum negative output voltage}) + 1 \text{ V}$ .
5. The diode parameters are  $I_s = 8\text{e-}16 \text{ A}$ , others default.

Typical values for the UA741 OP AMP are:

1. Amplifier recovery time  $5 \mu\text{S}$ .
2. + supply voltage = 15 V.
3. - supply voltage = -15 V.
4. Maximum positive output voltage = 14 V.
5. Maximum negative output voltage = -14 V.

The test circuit given in Fig. 26 illustrates the effects of signal overdrive and output voltage clamping on a unity gain buffer circuit. The test input signal is a 1 kHz signal with the following drive voltages (1)  $\text{vin1} = 10 \text{ V}$  peak, (2)  $\text{vin2} = 18 \text{ V}$  peak, and (3)  $\text{vin3} = 22 \text{ V}$  peak. The corresponding output waveforms are shown in Fig. 27. These indicate that increasing overdrive signals results in longer OP AMP recovery times before the amplifier returns to linear behaviour.

## Modelling OP AMP output current limiting

Most general purpose OP AMPs have a network at the circuit output to protect the device from high load currents generated by shorting the output terminal to ground or some other situation where a high current flows through the OP AMP






Figure 26: OP AMP overdrive and output voltage limiting test circuit.




Figure 27: OP AMP overdrive and output voltage limiting waveforms for the circuit shown in Fig. 26.




Figure 28: OP AMP output current limiter macromodel.

output stage. The electrical network shown in Fig. 28 acts as a current limiter: current flowing between pins P\_IN1 and P\_OUT1 is sensed by current controlled voltage generator HCL1. The voltage output from generator HCL1 is in series with voltage controlled generator ECL1. The connection of these generators is in opposite polarity. Hence, when the load current reaches the maximum allowed by the OP AMP either diode DCL1 or DCL2 turns on clamping the OP AMP output voltage preventing the output current from increasing. The parameters for the current limiter macromodel are given by

1.  $RDCL1 = 100 \text{ M}\Omega = \text{Dummy resistor.}$
2.  $ECL1 \text{ G} = 1.$
3.  $HCL1 \text{ G} = 36\Omega = 0.9 \text{ V}/(\text{Maximum output current A}).$
4. The diode parameters are  $I_s = 1\text{e-}15 \text{ A}$ , others default.

A typical value for the UA741 OP AMP short circuit current is 34 mA at 25°C.

Figures 29 and 30 show a simple current limiter test circuit and the resulting test waveforms. In this test circuit time controlled switches decrease the load resistors at 1 mS intervals. When the load current reaches roughly 34 mA the output voltage is clamped preventing further increases in load current.




Figure 29: OP AMP output current limiter test circuit.




Figure 30: Simulation waveforms for current limiter test circuit shown in Fig. 29.

| Parameter                       | UA741   | OP27   | OP42    | OPA134 | AD746   | AD826   |
|---------------------------------|---------|--------|---------|--------|---------|---------|
| Offset voltage (V)              | 7e-4    | 30e-6  | 4e-4    | 5e-4   | 3e-4    | 5e-4    |
| Bias current (A)                | 80e-9   | 15e-9  | 130e-12 | 5e-12  | 110e-12 | 3-3e-6  |
| Offset current (A)              | 20e-9   | 12e-9  | 6e-12   | 2e-12  | 45e-12  | 25e-9   |
| Differential input res. (ohm)   | 2e6     | 4e6    | 1e12    | 1e13   | 2e11    | 300e3   |
| Differential input cap. (F)     | 1.4e-12 |        | 6e-12   | 2e-12  | 5.5e-12 | 1.5e-12 |
| Avd(0) dB                       | 106     | 125    | 120     | 120    | 109     | 75      |
| fp1 (Hz)                        | 5       | 6      | 20      | 5      | 0.25    | 10e3    |
| fp2 (Hz)                        | 3e6     | 17e6   | 20e6    | 10e6   | 35e6    | 100e6   |
| CMRR(0) dB                      | 90      | 125    | 96      | 100    | 85      | 100     |
| fcm (Hz)                        | 200     | 2e3    | 100e3   | 500    | 3e3     | 2e3     |
| GBP (Hz)                        | 1e6     | 8e6    | 10e6    | 8e6    | 13e6    | 35e6    |
| Rout (ohm)                      | 75      | 70     | 50      | 10     | 10      | 8       |
| Slew rate (V per micro sec.)    | 0.5     | 2.8    | 50      | 20     | 75      | 300     |
| Overdrive recovery time (S)     | 5e-6    |        | 700e-9  | 0.5e-6 |         |         |
| DC supply current (A)           | 1.4e-3  | 2.5e-3 | 5.1e-3  | 4e-3   | 7e-3    | 6.6e-3  |
| Short circuit output current(A) | 34e-3   | 32e-3  | 30e-3   | 40e-3  | 25e-3   | 90e-3   |
| Common-mode input res. (ohm)    | 1.3e8   | 2e9    |         | 1e13   | 2.5e11  |         |
| Common-mode input cap. (F)      |         |        |         | 5e-12  | 5.5e-12 |         |

Table 1: Typical OP AMP parameters taken from device data sheets.

## Obtaining OP AMP macromodel parameters from published device data

The OP AMP modular macromodel has one very distinct advantage when compared to other amplifier models namely that it is possible to derive the macromodel parameters directly from a common set characteristics found on the majority of manufacturer's data sheets. The data given in Table. 1 shows a typical range of values found on OP AMP data sheets. In cases where a particular parameter is not given then a starting point is to use a value obtained from a data sheet of an equivalent device. The macromodel element values are then calculated using the equations presented in the previous sections of this tutorial. As a rule of thumb it is good practice to test each block in the modular macromodel prior to constructing a complete OP AMP macromodel.

## More complete design examples.

In this section two larger design examples are presented. These demonstrate the characteristics of the various OP AMP macromodels introduced in the previous text and attempt to give readers guidance as to the correct model to choose for a particular simulation.

### Example 1: State variable filter design and simulation

The circuit given in Fig. 31 is a state variable filter which simultaneously generates band-pass, high-pass and low-pass responses. The circuit consists of an OP AMP adder and two integrator circuits and requires three OP AMPS, two capacitors and a number of resistors. The selection of the type of OP AMP for successful operation of this filter is critical because devices with high offset voltage will cause the integrators to saturate and the circuit will not function correctly. For operation below 20 kHz the OP27 is a good choice of OP AMP because of its low offset voltage in the  $\mu\text{V}$  region. In this simulation both the DC characteristics and small signal AC transfer characteristics are needed to check the filter design, hence the AC macromodel with the DC parameters embedded in the input stage should allow accurate modelling of the filter performance.<sup>9</sup> The insert in Fig. 31 list the DC output voltages for each of the OP AMP stages indicating that the integrators are not saturated. The design of the state variable filter uses the following equations:

---

<sup>9</sup>The magnitude of the output signals from the filter should also be checked to ensure that these signals do not exceed the power supply voltages.

1. The superposition principle yields

$$vhp = -\frac{R1}{R6}vin - \frac{R1}{R7}vlp + \left(1 + \frac{R1}{R7 \parallel R6}\right) \frac{R4}{R4 + R5}vbp \quad (17)$$

When  $R1 = R6 = R7$

$$vhp = -vin - vlp + \frac{3R4}{R4 + R5}vbp \quad (18)$$

2. Also

$$vbp = -\frac{1}{j\frac{f}{f_0}}vhp \quad (19)$$

where

$$f_0 = \frac{1}{2\pi R_2 C_1} = \frac{1}{2\pi R_3 C_2} \quad (20)$$

3. Similarly

$$vlp = -\frac{1}{j\frac{f}{f_0}}vbp = -\frac{1}{(\frac{f}{f_0})^2}vhp \quad (21)$$

4. Hence

$$\frac{vhp}{vin} = \frac{(\frac{f}{f_0})^2}{1 - (\frac{f}{f_0})^2 + (\frac{j}{Q})(\frac{f}{f_0})} \quad (22)$$

Where

$$Q = \frac{1}{3}\left(1 + \frac{R5}{R4}\right) \quad (23)$$

5. Also

$$\frac{vbp}{vin} = \frac{j\frac{f}{f_0}}{1 - (\frac{f}{f_0})^2 + (\frac{j}{Q})(\frac{f}{f_0})} \quad (24)$$

6. Also

$$\frac{vlp}{vin} = \frac{-1}{1 - (\frac{f}{f_0})^2 + (\frac{j}{Q})(\frac{f}{f_0})} \quad (25)$$

Assuming  $f_0 = 1$  kHz and the required bandwidth of the band pass filter is 10 Hz, on setting  $R1 = R6 = R7 = 47k\Omega$  and  $C1 = C2 = 2.2nF$ , calculation yields  $R2 = R3 = 72.33k\Omega$ <sup>10</sup> In this design  $Q = 1k/10 = 100$ . Hence setting  $R4 = 1k\Omega$  yields  $R5 = 294k\Omega$  (1 % tolerance). The simulation waveforms for the band pass

---

<sup>10</sup>The values of  $R2$  and  $R3$  need to be trimmed if the filter center frequency and bandwidth are required to high accuracy.




Figure 31: Three OP AMP state variable filter.

output are given in Fig. 32 <sup>11</sup>. When the circuit Q factor is reduced to lower values the other filter outputs act as traditional high and low pass filters. The simulation results for Q factor one are shown in Fig. 33.

## Example 2: Sinusoidal signal generation with the Wien bridge oscillator

The Wien bridge sinusoidal oscillator has become a classic due to it's simplicity and low distortion capabilities. It is an ideal vehicle for demonstrating the properties of OP AMP macromodels and indeed the performance of circuit simulators. Shown in Fig. 34 is the basic Wien bridge oscillator which consists of a single OP AMP with negative and positive feedback circuits. The design equations for this circuit are

1. Non-inverting amplifier.

$$\frac{v_{out}}{v_{in}} = 1 + \frac{R3}{R4} \quad (26)$$

<sup>11</sup>Note that the input signal *vin* has been set at 0.1 V peak. The circuit has a Q factor of 100 which means that the band pass output voltage is 10 V peak. Input signals of amplitude much greater than 0.1 V are likely to drive the output signal into saturation when the power supply voltages are  $\pm 15V$ .






Figure 32: Simulation waveforms for current state variable filter circuit shown in Fig. 31.




Figure 33: State variable low pass and high pass response for  $Q = 1$ ,  $R5 = 2k\Omega$ .

2. Feedback factor

$$b = \frac{v_{out}}{v_{+}} = \frac{1}{3 + j(\frac{f}{f_0} - \frac{f_0}{f})} \quad (27)$$

$$\text{Where } f_0 = \frac{1}{2\pi R1C1} = \frac{1}{2\pi R2C2}$$

3. Loop gain

The oscillator loop gain  $bA_v$  must equal one for stable oscillations. Hence,

$$bA_v = \frac{1 + \frac{R3}{R4}}{3 + j(\frac{f}{f_0} - \frac{f_0}{f})} \quad (28)$$

Moreover, at  $f = f_0$ ,

$$bA_v = \frac{1 + \frac{R3}{R4}}{3} \quad (29)$$

Setting  $R3/R4$  slightly greater than two causes oscillations to start and increase in amplitude during each oscillatory cycle. Furthermore, if  $R3/R4$  is less than two oscillations will never start or decrease to zero.

Figure 35 shows a set of Wien bridge oscillator waveforms. In this example the OP AMP is modelled using the OP27 AC macromodel. This has been done deliberately to demonstrate what happens with a poor choice of OP AMP model. The

oscillator frequency is 10 kHz with both feedback capacitors and resistors having equal values. Notice that the oscillatory output voltage continues to grow with increasing time until it's value far exceeds the limit set by a practical OP AMP power supply voltages. The lower of the two curves in Fig. 35 illustrates the frequency spectrum of the oscillator output signal. The data for this curve has been generated using the Time2Freq function. Adding slew rate and voltage limiting to the OP27 macromodel will limit the oscillator output voltage excursions to the OP AMP power supply values. The waveforms for this simulation are shown in Fig. 36. When analysing transient response data using function Time2Freq it is advisable to restrict the analysis to regions of the response where the output waveform has reached a steady state otherwise the frequency spectrum will include effects due to growing, or decreasing, transients. The voltage limiting network clips the oscillator output voltage restricting its excursions to below the OP AMP power supply voltages. The clipping is very visible in Fig. 36. Notice also that the output waveform is distorted and is no longer a pure sinusoidal waveform of 10 kHz frequency. Odd harmonics are clearly visible and the fundamental frequency has also decreased due to the signal saturation distortion. In a practical Wien bridge oscillator the output waveform should be a pure sinusoid with zero or little harmonic distortion. One way to achieve this is to change the amplitude of the OP AMP gain with changing signal level: as the output signal increases so  $A_v$  is decreased or as the output signal level decreases  $A_v$  is increased. At all times the circuit parameters are changed to achieve the condition  $bA_v = 1$ . The circuit shown in Fig. 37 uses two diodes and a resistor to automatically change the OP AMP closed loop gain with changing signal level. Fig. 38 shows the corresponding waveforms for the Wien bridge circuit with automatic gain control. Changing the value of resistor  $R5$  causes the amplitude of the oscillator output voltage to stabilise at a different value; decreasing  $R5$  also decreases  $v_{out}$ . The automatic gain control version of the Wien bridge oscillator also reduces the amount of harmonic distortion generated by the oscillator. This can be clearly observed in Fig. 38. Changing the oscillator frequency can be accomplished by either changing the capacitor or resistor values in the feedback network  $b$ . To demonstrate how this can be done using Qucs, consider the circuit shown in Fig. 39. In this circuit time controlled switches change the value of both capacitors as the simulation progresses. The recorded output waveform for this circuit is shown in Fig. 40.




Figure 34: Classic Wien bridge sinusoidal oscillator.




Figure 35: Simulation waveforms for the circuit shown in Fig. 34: OP27 AC macromodel.




Figure 36: Simulation waveforms for the circuit shown in Fig. 34: OP27 AC + slew rate + vlimit macromodel.




Figure 37: Wien bridge oscillator with automatic gain control.




Figure 38: Simulation waveforms for the circuit shown in Fig. 37: OP27 AC + slew rate + vlimit macromodel.




Figure 39: Wien bridge oscillator with switched capacitor frequency control.




Figure 40: Simulation waveforms for the circuit shown in Fig. 39: OP27 AC + slew rate + vlimit macromodel.

## Update number one: March 2007

In this first update to the operational amplifier tutorial readers will be introduced to Qucs macromodel model building using schematics and SPICE to Qucs conversion techniques, secondly to procedures for constructing Qucs operational amplifier libraries, and finally to two different approaches which allow existing OP AMP models to be extended to include new amplifier performance parameters, for example power supply rejection. This update is very much a report on the OP AMP modelling work that has been done by the Qucs development team since version 0.0.10 of the package was released in September 2006. Future Qucs releases will offer many significant improvements in OP AMP modelling particularly via SPICE to Qucs netlist conversion, subcircuit passing and equation embedding in Qucs schematics and library development. Following the release of Qucs 0.0.11, and a suitable period of time for new feature debugging, many of the ideas introduced in this update will be developed to include OP AMP model building using embedded equations in Qucs schematics.

### Building a library component for the modular OP AMP macromodel

One of the main strengths of the modular macromodel approach to device modelling is the fact that the parameters implicit in each section of a macromodel are essentially independent, allowing subcircuit blocks to be easily connected together to form an overall device model. Taking this idea further one can construct a complete schematic for an OP AMP model from the circuitry that represents individual macromodel subcircuit blocks. The diagram shown in Fig. 41 illustrates a typical circuit schematic for a modular OP AMP macromodel. In this schematic the component values are for the UA741 OP AMP. By attaching a symbol to the modular macromodel schematic the UA741 modular OP AMP model is ready for general use and can be placed in an existing<sup>12</sup> or a user defined library. Moreover, by recalculating the component values further library elements can be constructed and the development of a more extensive Qucs OP AMP library undertaken<sup>13</sup>.

---

<sup>12</sup>Qucs 0.0.10, and earlier releases, were distributed with an OP AMP library called OpAmps. However, this only contained a component level model for the 741 OP AMP. Many of the models discussed in this text have been added to the Qucs OpAmps library. These should assist readers who wish to experiment with their own OP AMP circuits.

<sup>13</sup>One of the important future tasks is the development of component libraries for use with Qucs - this will take time but should be possible given enough effort by everyone interested in Qucs.






Figure 41: Modular OP AMP macromodel in schematic form - this model does not include signal overloading.

## Changing model parameters: use of the SPICEPP preprocessor

Changing the component data in Fig. 41 allows users to generate modular macromodels for different operational amplifiers. Although this is a perfectly viable approach to model generation it is both tedious and error prone. A more straightforward way is to get the computer to do the tedious work involving component value calculation from device data. With this approach users are only required to enter the device data; as a simple list derived from manufacturers data sheets. One way to do this is to write a SPICE preprocessor template<sup>14</sup> and let a SPICE preprocessor generate the model for a specific OP AMP. The PS2SP template file for an OP27 OP AMP modular macromodel is given in Fig. 42. The resulting SPICE file is shown in Fig. 43. After construction of the SPICE OP27 netlist the Qucs OP27 model is generated via the schematic capture SPICE netlist facility.<sup>15</sup>

## The Boyle operational amplifier SPICE model

The Boyle<sup>16</sup> operational amplifier model was one of the earliest attempts at constructing an OP AMP macromodel that achieved significantly reduced simulation times, when compared to those times obtained with discrete transistor level models<sup>17</sup>, while maintaining acceptable functional properties and simulation accuracy. The Boyle macromodel was designed to model differential gain versus frequency, DC common-mode gain, device input and output characteristics, slew rate limiting, output voltage swing and short-circuit limiting. The circuit schematic for the Boyle macromodel of a bipolar OP AMP is illustrated in Fig. 44. This model consists of three connected stages: the input stage, the intermediate voltage gain stage and the output stage. Calculation of individual component values is complex, relying on a set of equations derived from the physical properties of the semiconductor devices and the structure of the electrical network. These equations are derived in the Boyle paper and summarised in the following list. Starting with  $I_{S1} = 8.0e-16$ , the emitter base leakage current of transistor T1, and by assuming  $R2 = 100k$  the

---

<sup>14</sup>The use of the SPICE preprocessors SPICEPP and SPICEPRM are described in Qucs tutorial *Qucs simulation of SPICE netlists*. Since both SPICEPP and SPICEPRM were first written, Friedrich Schmidt has developed a PSpice to SPICE3/XSPICE preprocessor which combines, and extends, the features found in both SPICEPP and SPICEPRM. This preprocessor is called PS2SP. The Perl script version of PS2SP is licensed under GPL and may be downloaded from <http://members.aon.at/fschmid7/>.

<sup>15</sup>See the tutorial *Qucs simulation of SPICE netlist* for instructions on how this can be done.

<sup>16</sup>G.R. Boyle, B.M. Cohn, D. Pederson, and J.E. Solomon, Macromodelling of integrated circuit operational amplifiers, IEEE Journal of Solid State Circuits, vol. SC-9, pp. 353-364, 1974.

<sup>17</sup>See Fig. 3. Tests show that the Boyle macromodel reduces simulation times for common amplifier, timer and filter circuits by a factor between six and ten.

model component values can be calculated using:

1.  $I_{S2} = I_{S1} \cdot \exp\left(\frac{V_{OS}}{V_t}\right) \cong I_{S1} \left[1 + \frac{V_{OS}}{V_t}\right]$ , where  $V_t = 26\text{e-}3$  V.
2.  $I_{C1} = \frac{C_2 SR^+}{2}$ , where  $SR^+$  is the positive slew rate.
3.  $I_{C2} = I_{C1}$
4.  $I_{B1} = I_B - \frac{I_{OS}}{2}$  and  $I_{B2} = I_B + \frac{I_{OS}}{2}$
5.  $B_1 = \frac{I_{C1}}{I_{B1}}$  and  $B_2 = \frac{I_{C2}}{I_{B2}}$
6.  $IEE = \left[\frac{B_1 + 1}{B_1} + \frac{B_2 + 1}{B_2}\right] I_{C1}$
7.  $RC1 = \frac{1}{2\pi GBPC_2}$
8.  $RC2 = RC1$
9.  $RE1 = \frac{B_1 + B_2}{2 + B_1 + B_2} \left[RC1 - \frac{1}{gm1}\right]$ , where  $gm1 = \frac{I_{C1}}{V_t}$ , and  $RE2 = RE1$
10.  $CEE = \frac{C2}{2} \cdot \tan\left(\Delta\phi \frac{\pi}{180}\right)$ , where  $\Delta\phi = 90^\circ - \Phi m$  and  $\Phi m$  is the phase margin.
11.  $GCM = \frac{1}{CMMRRC1}$
12.  $GA = \frac{1}{RC1}$
13.  $GB = \frac{AvOLRC1}{R2RO2}$
14.  $ISD1 = IX \cdot \exp(TMP1) + 1\text{e-}32$ , where  $IX = 2 \cdot I_{C1} \cdot R2 \cdot GB - I_{S1}$ ,  
and  $TMP1 = \frac{-1}{RO1 \frac{I_{S1}}{V_t}}$
15.  $RC = \frac{V_t}{100 \cdot IX} \ln(TEMP2)$ , where  $TEMP2 = \frac{IX}{ISD1}$

16.  $VC = abs(VCC) - VOUT_P + Vt \cdot \ln\left(\frac{ISC_P}{I_{S1}}\right)$
17.  $VE = abs(VEE) + VOUT_N + VT \cdot \ln\left(\frac{ISC_N}{I_{S1}}\right)$
18.  $RP = \frac{(VCC - VEE)(VCC - VEE)}{PD}$

Rather than calculate the Boyle macromodel component values by hand using a calculator it is better to use a PS2SP preprocessor template that does these calculations and also generates the Boyle SPICE netlist. A template for this task is given in Fig. 45. The parameters at the beginning of the listing are for the UA741 OP AMP. In Fig. 45 the macromodel internal nodes are indicated by numbers and external nodes by descriptive names. This makes it easier to attach the macromodel interface nodes to a Qucs schematic symbol. The SPICE netlist shown in Fig. 46 was generated by SP2SP.

## Model accuracy

The modular and Boyle OP AMP macromodels are examples of typical device models in common use with today's popular circuit simulators. A question which often crops up is which model is best to use when simulating a particular circuit? This is a complex question which requires careful consideration. One rule of thumb worth following is **always validate a SPICE/Qucs model before use**. Users can then check that a specific model does simulate the circuit parameters that control the function and accuracy of the circuit being designed<sup>18</sup>. One way to check the performance of a given model is to simulate a specific device parameter. The simulation results can then be compared to manufacturers published figures and the accuracy of a model easily determined. By way of an example consider the simulation circuit shown in Fig. 47. In this circuit the capacitors and inductors ensure that the devices under test are in ac open loop mode with stable dc conditions. Figure 48 illustrates the observed simulation gain and phase results for four different OP AMP models. Except at very high frequencies, which are outside device normal operating range, good agreement is found between manufacturers data and that recorded by the open loop voltage gain test for both the modular and Boyle macromodels.

---

<sup>18</sup>An interesting series of articles by Ron Mancini, on verification and use of SPICE models in circuit design can be found in the following editions of EDN magazine: Validate SPICE models before use, EDN March 31, 2005 p.22; Understanding SPICE models, EDN April 14, p 32; Verify your ac SPICE model, EDN May 26, 2005; Beyond the SPICE model's dc and ac performance, EDN June 23 2005, and Compare SPICE-model performance, EDN August 18, 2005.

```

*subcircuit ports: in+ in- p_out p_vcc p_vee
.subckt opamp_ac in_p in_n p_out p_vcc p_vee
* OP27 OP AMP parameters
.param voff = 30.0u ib = 15n ioff = 12n
.param rd = 4meg cd = 1.4p cmrrdc = 1.778e6
.param fcmz = 2000.0 aoldc = 1.778e6 gbp = 8meg
.param fp2 = 17meg pslewr=2.8e6 nslewr=2.8e6
.param vccm=15 vpoutm=14 veem=-15
.param vnoutm=-14 idcoutm=32m ro=70.0
.param p1=((100*pslewr)/(2*3.1412*gbp) -0.7}
.param p2=((100*nslewr)/(2*3.1412*gbp) -0.7}
* input stage
voff1 in_n 6 {voff/2}
voff2 7 in_p {voff/2}
ib1 0 6 {ib}
ib2 7 0 {ib}
ioff1 7 6 {ioff/2}
r1 6 8 {rd/2}
r2 7 8 {rd/2}
cin1 6 7 {cd}
* common-mode zero stage
ecm1 12 0 8 0 {1e6/cmrrdc}
rcm1 12 13 1meg
ccm1 12 13 {1/(2*3.1412*1e6*fcmz)}
rcm2 13 0 1
* differential and common-mode signal summing stage
gmsum1 0 14 7 6 1
gmsum2 0 14 13 0 1
rsum1 14 0 1
* slew rate stage
gsrcl 0 15 13 0 1
rscale1 15 0 100
dsl 15 16 {dslewr}
.model dslewr d(is=1e-12 bv= { p1+p2 } )
vsr1 16 0 {p1}
gmsrt1 0 17 15 0 0.01
rsrt1 17 0 1
* voltage gain stage 1
gmp1 0 9 17 0 1
rado 9 0 {aoldc}
cp1 9 0 {1/(2*3.1412*gbp)}
* voltage gain stage 2
gmp2 0 11 9 0 1
rp2 11 0 1
cp2 11 0 {1/(2*3.1412*fp2)}
* output stage
eos1 10 0 11 0 1
ros1 10 50 {ro}
*output current limiter stage
rdcl1 50 0 100meg
dcl1 21 50 dclim
dcl2 50 21 dclim
.model dclim d(is=1e-15 cj0=0.0)
vcl1 50 p_out 0v
hcl1 0 22 vcl1 {0.9/idcoutm}
ecl1 21 22 50 0 1
* voltage limiting stage
dvl1 p_out 30 dvlimit
.model dvlimit d(is=8e-16)
dvl2 40 p_out dvlimit
vlim1 p_vcc 30 {vcc-vccm+1}
vlim2 40 p_vee {-vee +veem+1}
.ends
.end

```

Figure 42: PS2SP template for the OP27 modular macromodel.

```

*subcircuit ports: in+ in- p-out p-vcc p-vee
* infile=op27.pp date=Tue Feb 13 17:32:37 2007 Converted with ps2sp.pl V4.11
* options: -sp3=0 -ltspice=0 -fromsub=0 -fromlib=0 -check=0 (tinylines=1)
* copyright 2007 by Friedrich Schmidt - terms of Gnu Licence
.subckt opamp_ac in_p in_n p-out p-vcc p-vee
voff1 in_n 6 1.5e-05
voff2 7 in_p 1.5e-05
ib1 0 6 1.5e-08
ib2 7 0 1.5e-08
ioff1 7 6 6e-09
r1 6 8 2000000
r2 7 8 2000000
cin1 6 7 1.4e-12
ecm1 12 0 8 0 0.562429696287964
rcm1 12 13 1meg
ccm1 12 13 7.95874188208328e-11
rcm2 13 0 1
gmsum1 0 14 7 6 1
gmsum2 0 14 13 0 1
rsum1 14 0 1
gsrcl 0 15 13 0 1
rscale1 15 0 100
dsl 15 16 0
.model dslewrte d(is=1e-12 bv= 9.7422386349166 )
vsr1 16 0 4.8711193174583
gmsrt1 0 17 15 0 0.01
rsrt1 17 0 1
gmpl 0 9 17 0 1
rado 9 0 1778000
cp1 9 0 1.98968547052082e-08
gmp2 0 11 9 0 1
rp2 11 0 1
cp2 11 0 9.36322574362739e-09
eos1 10 0 11 0 1
ros1 10 50 70
rdcl1 50 0 100meg
dcl1 21 50 dclim
dcl2 50 21 dclim
.model dclim d(is=1e-15 cj0=0.0)
vcl1 50 p-out 0v
hcl1 0 22 vcl1 28.125
ecl1 21 22 50 0 1
dvl1 p-out 30 dvlimit
.model dvlimit d(is=8e-16)
dvl2 40 p-out dvlimit
vlim1 p-vcc 30 -14
vlim2 40 p-vee -14
.ends
.end

```

Figure 43: SPICE netlist for the OP27 modular macromodel.




Figure 44: Boyle macromodel for a BJT OP AMP

## The PSpice modified Boyle model

One of the most widely used OP AMP simulation models is a modified version of the Boyle macromodel. This was originally developed for use with the PSpice circuit simulator. Many semiconductor manufacturers provide models for their devices based on the modified Boyle macromodel<sup>19</sup>. A typical modified Boyle macromodel SPICE netlist is shown in Fig. 49. The circuit structure and performance are very similar, but significantly different to the original Boyle model. Some of the common OP AMP parameters NOT modeled are (1) input offset voltage, (2) temperature coefficient of input offset voltage, (3) input offset current, (4) equivalent input voltage and noise currents, (5) common-mode input voltage range, and (6) temperature effect on component stability. Items (2), (4), (5) and (6) are also not modeled by the standard Boyle macromodel. Although the modified Boyle macromodel is similar to the original Boyle model it is not possible to use this model as it is defined with Qucs; due to the fact that SPICE 2G nonlinear controlled sources, egnd and fb, are included in the SPICE netlist. Controlled source egnd is employed to model the OP AMP reference voltage as the average of the VCC and VEE power rail voltages rather than the ground voltage assumed in the original Boyle macromodel<sup>20</sup>. Current controlled current source fb is used to model

<sup>19</sup>See for example the OP AMP section of the Texas Instruments (TI) Web site and the TI Operational Amplifier Circuits, Linear Circuits, Data Manual, 1990.

<sup>20</sup>Taking the OP AMP reference voltage to be the average of VCC and VEE allows devices with non-symmetrical power supply voltages to be simulated.

```

* Boyle macromodel template for Qucs.
* Design parameters (For UA741)
.param vt=26e-3 $ Thermal voltage at room temp.
.param c2=30e-12 $ Compensation capacitance
.param positive_slew_rate=0.625e6 negative_slew_rate=0.50e6 $ Slew rates
.param is1=8.0e-16 $ T1 leakage current
.param vos=0.7e-3 ib=80n ios=20n $ Input voltage and current parameters
.param va=200 $ Nominal early voltage
.param gbp=1.0e6 $ Gain bandwidth product
.param pm=70 $ Excess phase at unity gain.
.param cmrr=31622.8 $ Common-mode rejection ratio (90 dB)
.param avol=200k $ DC open loop differential gain
.param ro2=489.2 $ DC output resistance
.param ro1=76.8 $ High frequency AC output resistance
.param r2=100k
.param vout_p=14.2 $ Positive saturation voltage - for VCC=15v
.param vout_n=-13.5 $ Negative saturation voltage - for VCC=-15v
.param vcc=15 $ Positive power supply voltage
.param vee=-15 $ Negative power supply voltage
.param isc_p=25m $ Short circuit output current
.param isc_n=25m $ Short circuit output current
.param pd=59.4m $ Typical power dissipation
* Design equations
.param is2={is1*(1+vost/vt)}
.param ic1={0.5*c2*positive_slew_rate} ic2={ic1}
.param ib1={ib-0.5*ios} ib2={ib+0.5*ios}
.param b1={ic1/ib1} b2={ic2/ib2}
.param iee={((b1+1)/b1+(b2+1)/b2)*ic1}
.param gml={ic1/vt} rc1={1/(2*3.1412*gbp*c2)} rc2=rc1
.param re1={((b1+b2)/(2+b1+b2))*(rc1-1/gml)} re2=re1
.param ree={va/iee} cee={ (2*ic1/negative_slew_rate)-c2}
.param dphi={90-pm} c1={ (c2/2)*tan(dphi*3.1412/180)}
.param gcm={1/(cmrr*rc1)} ga={1/rc1} gb={ (avol*rc1)/(r2*ro2)}
.param ix={2*ic1*r2*gb-is1} tmp1={-1.0/(ro1*is1/vt)} isd1={ix*exp(tmp1)+1e-32}
.param tmp2={ix/isd1} rc={vt/(100*ix)*ln(tmp2)}
.param gc={1/rc}
.param vc={abs(vcc)-vout_p+vt*ln(isc_p/is1)} ve={abs(vee)+vout_n+vt*ln(isc_n/is1)}
.param rp={(vcc-vee)*(vcc-vee)/pd}
* Nodes: Input n_inp n_inn n_vcc n_ven Output n_out
Q1 8 n_inn 10 qmod1
Q2 9 n_inp 11 qmod2
RC1 n_vcc 8 {rc1}
RC2 n_vcc 9 {rc2}
RE1 1 10 {re1}
RE2 1 11 {re2}
RE 1 0 {ree}
CE 1 0 {cee}
IEE 1 n_ven {iee}
C1 8 9 {c1}
RP n_vcc n_ven {rp}
GCM 0 12 1 0 {gcm}
GA 12 0 8 9 {ga}
R2 12 0 {r2}
C2 12 13 30p
GB 13 0 12 0 {gb}
RO2 13 0 {ro2}
RO1 13 n_out {ro1}
D1 13 14 dmod1
D2 14 13 dmod1
GC 0 14 n_out 0 {gc}
RC 14 0 {rc}
D3 n_out 15 DMOD3
D4 16 n_out DMOD3
VC n_vcc 15 {vc}
VE 16 n_ven {ve}
.model dmod1 d(is={isd1} rs=1)
.model dmod3 d(is=8e-16 rs=1)
.model qmod1 npn(is={is1} BF={b1})
.model qmod2 npn(is={is2} BF={b2})
.end

```

Figure 45: PS2SP template for the Boyle macromodel with UA741 parameters listed.



```

* boyle macromodel template for qucs.
* infile=ua741-boyle.ps2sp date=Tue Feb 6 20:58:12 2007 Converted with ps2sp.pl V4.11
* options: -sp3=0 -ltspice=0 -fromsub=0 -fromlib=0 -check=0 (tinylines=1)
* copyright 2007 by Friedrich Schmidt - terms of Gnu Licence
q1 8 n_inn 10 qmod1
q2 9 n_inp 11 qmod2
rc1 n_vcc 8 5305.82792138885
rc2 n_vcc 9 5305.82792138885
re1 1 10 1820.05072213971
re2 1 11 1820.05072213971
re 1 0 13192612.1372032
ce 1 0 7.5e-12
iee 1 n_vee 1.516e-05
c1 8 9 5.4588124089082e-12
rp n_vcc n_vee 15151.5151515152
gcm 0 12 1 0 5.96000354174836e-09
ga 12 0 8 9 0.000188472
r2 12 0 100000
c2 12 13 30p
gb 13 0 12 0 21.6918557701915
ro2 13 0 489.2
rol 13 n_out 76.8
d1 13 14 dmod1
d2 14 13 dmod1
gc 0 14 n_out 0 1621.78603105575
rc 14 0 0.000616604151750539
d3 n_out 15 dmod3
d4 16 n_out dmod3
vc n_vcc 15 1.60789905279489
ve 16 n_vee 2.30789905279488
.model dmod1 d(is=1e-32 rs=1)
.model dmod3 d(is=8e-16 rs=1)
.model qmod1 npn(is=8e-16 bf=107.142857142857)
.model qmod2 npn(is=8.21538461538461e-16 bf=83.3333333333333)
.end

```

Figure 46: SPICE netlist for the Boyle UA741 macromodel.




Figure 47: Test circuit for simulating OP AMP model open loop voltage gain.




Figure 48: Open loop voltage gain simulation waveforms for the modular and Boyle UA741 and OP27 macromodels.

OP AMP output current limiting. The nonlinear polynomial<sup>21</sup> form of controlled sources were included in the 2G series of SPICE simulators to allow behavioural models of summers, multipliers, buffers and other important functional components to be easily constructed. Single and multidimensional polynomial forms of controlled sources are defined by SPICE 2G. Taking (1) the voltage controlled voltage source and (2) the current controlled current sources as examples the syntax is as follows:

**Ename** **N(+)** **N(-)** **POLY(n)** **NC1(+)** **NC1(-)** **NC2(+)** **NC2(-)**..... **P0** **P1** **P2**....., where **n** indicates the order of the polynomial with coefficients **P0** .....**Pn**, and **NCn(+)**, **NCn(-)** etc are the control node pairs.

This becomes:

- For **POLY(1)**<sup>22</sup>: **Ename** **N(+)** **N(-)** **P0** **P1** **P2**.....
- For **POLY(2)**: **Ename** **N(+)** **N(-)** **POLY(2)** **NC1(+)** **NC1(-)** **NC2(+)** **NC2(-)** **P0** **P1** **P2**.....
- For **POLY(3)**: **Ename** **N(+)** **N(-)** **POLY(3)** **NC1(+)** **NC1(-)** **NC2(+)** **NC2(-)** **NC3(+)** **NC3(-)** **P0** **P1** **P2**....  
and so on.

Similarly: **Fname** **N(+)** **N(-)** **POLY(n)** **V1** **V2** **V3** ..... **P0** **P1** **P2** ....., where **V1**, **V2** .... are independent voltage sources whose current controls the output. This becomes:

- For **POLY(1)**: **Fname** **N(+)** **N(-)** **V1** **P0** **P1** **P2**.....
- For **POLY(2)**: **Fname** **N(+)** **N(-)** **POLY(2)** **V1** **V2** **P0** **P1** **P2**.....
- For **POLY(3)**: **Fname** **N(+)** **N(-)** **POLY(3)** **V1** **V2** **V3** **P0** **P1** **P2** **P3**....., and so on.

The meaning of the coefficients in the nonlinear controlled source definitions depends on the dimension of the polynomial. The following examples indicate how SPICE calculates current or voltage values.

- For **POLY(1)**: The polynomial function  $fv$  is calculated using  $fv = P0 + (P1 * fa) + (P2 * fa^2) + (P3 * fa^3) + (P4 * fa^4) + \dots$ , where  $fa$  is either a voltage or current independent variable.

<sup>21</sup>The definition of these polynomial functions was changed in the SPICE 3 series simulators to a more conventional algebraic form when specifying the B type source components. This often gives compatibility problems when attempting to simulate SPICE 2 models with circuit simulators developed from SPICE 3f4 or earlier simulators. Most popular SPICE based circuit simulators now accept both types of nonlinear syntax.

<sup>22</sup> If only one P coefficient is given in the single dimension polynomial case, then SPICE assumes that this is P1 and that P0 equals zero. Similarly if the POLY keyword is not explicitly stated in a controlled source definition then it is assumed by SPICE to be POLY(1).

- For POLY(2): The polynomial function  $fv$  is calculated using  $fv = P0 + (P1 * fa) + (P2 * fb) + (P3 * fa^2) + (P4 * fa * fb) + (P5 * fb^2) + (P6 * fa^3) + (P7 * fa^2 * fb) + \dots$ , where  $fa$  and  $fb$  are both either voltage or current independent variables.
- For POLY(3): The polynomial function  $fv$  is calculated using  $fv = P0 + (P1 * fa) + (P2 * fb) + (P3 * fc) + (P4 * fa^2) + (P5 * fa * fb) + (P6 * fa * fc) + (P7 * fb^2) + (P8 * fb * fc) + (P9 * fc^2) + (P10 * fa^3) + (P11 * fa^2 * fb) + (P12 * fa^2 * fc) + (P13 * fa * fb^2) + (P14 * fa * fb * fc) + (P15 * fa * fc^2) + (P16 * fb^3) + (P17 * fb^2 * fc) + (P18 * fb * fc^2) + (P19 * fc^3) + \dots$ , where  $fa$ ,  $fb$ , and  $fc$  are all either voltage or current independent variables.

From Fig. 49 the controlled generators  $egnd$  and  $fb$  are:

- `egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5`  
Which is the same as `egnd 99 0 poly(2) 3 0 4 0 0 0.5 0.5`  
By comparison with the SPICE polynomial equations for controlled sources,  
 $V(egnd) = \frac{V(3)}{2} + \frac{V(4)}{2}$  implying that the controlled voltage source  $V(egnd)$  is the sum of two linear voltage sources.
- `fb 7 99 poly(5) vb vc ve vlp vln 0 10.61E6 -10E6 10E6 10E6 -10E6`  
By comparison with the SPICE polynomial equations for controlled sources  
 $I(fb) = 10.61e6 * I(vb) - 10e6 * I(vc) + 10e6 * I(ve) + 10e6 * I(vlp) - 10e6 * I(vln)$   
implying that the controlled current  $I(fb)$  is the sum of five linear controlled current sources.

SPICE sources  $engd$  and  $fb$  can therefore be replaced in the modified Boyle model by the following SPICE code<sup>23</sup>:

```
* egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
* Forms voltage source with output
* V=0.5*V(4)+0.5*V(3)
egnd1 999 0 4 0 0.5
```

---

<sup>23</sup>It is worth noting that the code for the polynomial form of controlled sources can only be replaced by a series connection of linear controlled voltage sources or a parallel connection of linear controlled current sources provided no higher order polynomial coefficients are present in the original SPICE code. Some SPICE models use these higher order coefficients to generate multiply functions. Such cases cannot be converted to code which will simulate using Qucs 0.0.10. Sometime in the future this restriction will be removed when nonlinear voltage and current sources are added to Qucs.

```

egnd2 99 999 3 0 0.5
*
*fb 7 99 poly(5) vb vc ve vlp vln 0 10.61e6 -10e6 10e6 10e6 -10e6
*
* Forms current source with output
*  $I = 10.61e6 \cdot i(vb) - 10e6 \cdot i(vc) + 10e6 \cdot i(ve) + 10e6 \cdot i(vlp) - 10e6 \cdot i(vln)$ 
*
*Sum 5 current sources to give fb.
fb1 7 99 vb 10.61e6
fb2 7 99 vc -10e6
fb3 7 99 ve 10e6
fb4 7 99 vlp 10e6
fb5 7 99 vln -10e6

```

Modified Boyle macromodels are often generated using the PSpice Parts<sup>24</sup> program. Such models have similar structured SPICE netlists with different component values. However, changes in technology do result in changes in the input stage that reflect the use of npn, pnp and JFET input transistors in real OP AMPs. Hence to use manufacturers published modified Boyle models with QuCS all that is required is the replacement of the SPICE polynomial controlled sources with linear sources and the correct component values. Again this is best done using a SPICE preprocessor template. The templates for OP AMPS with npn and PJF input transistors are shown in Figures 50 and 51. The SPICE netlists shown in Figs. 52 and 53 were generated by the PS2SP preprocessor. For OP AMPS with pnp input transistors simply change the BJT model reference from npn to pnp and use the same template.

---

<sup>24</sup>The Parts modelling program is an integral component in the PSpice circuit simulation software originally developed by the MicroSim Corporation, 1993, The Design Centre:Parts (Irvine, Calif.). It now forms part of Cadence Design Systems OrCad suite of CAD software.

```

* connections:      non-inverting input
*                   |   inverting input
*                   |   |   positive power supply
*                   |   |   negative power supply
*                   |   |   output
*                   |   |   |
.subckt uA741      1   2   3   4   5
*
c1   11 12 8.661E-12
c2   6  7 30.00E-12
dc   5 53 dx
de   54 5 dx
dlp  90 91 dx
dln  92 90 dx
dp   4  3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb   7 99 poly(5) vb vc ve vlp vln 0 10.61E6 -10E6 10E6 10E6 -10E6
ga   6  0 11 12 188.5E-6
gcm  0  6 10 99 5.961E-9
iee  10 4 dc 15.16E-6
hlim 90 0 vlim 1K
ql   11 2 13 qx
q2   12 1 14 qx
r2   6  9 100.0E3
rc1  3 11 5.305E3
rc2  3 12 5.305E3
re1  13 10 1.836E3
re2  14 10 1.836E3
ree  10 99 13.19E6
ro1  8  5 50
ro2  7 99 100
rp   3  4 18.16E3
vb   9  0 dc 0
vc   3 53 dc 1
ve   54 4 dc 1
vlim 7  8 dc 0
vlp  91 0 dc 40
vln  0 92 dc 40
.model dx D(Is=800.0E-18 Rs=1)
.model qx NPN(Is=800.0E-18 Bf=93.75)
.ends

```

Figure 49: PSpice modified Boyle macromodel for the UA741 OP AMP.

```

* Modified Boyle OP AMP model template
* npn BJT input devices.
*
*UA741C OP AMP parameters , manufacturer Texas Instruments
.param c1=4.664p c2=20.0p
.param ep1=0.5 ep2=0.5
.param fp1=10.61e6 fp2=-10e6 fp3=10e6 fp4=10e6 fp5=-10e6
.param vc=2.6 ve=2.6 vlp=25 vln=25
.param ga=137.7e-6 gcm=2.57e-9
.param iee=10.16e-6 hlim=1k
.param r2=100k
.param rc1=7.957k rc2=7.957k
.param rel=2.74k re2=2.74k
.param ree=19.69e6 rol=150 ro2=150
.param rp=18.11k
*
.subckt ua741_TI P_INP P_INN P_VCC P_VEE P_OUT
c1 11 12 {c1}
c2 6 7 {c2}
dc P_OUT 53 dx
de 54 P_OUT dx
dlp 90 91 dx
dln 92 90 dx
* egnd 99 0 poly(2) (3,0) (4,0) 0 0.5 0.5
* Qucs modification , Mike Brinson , Feb 2007
egnd1 999 0 P_VCC 0 {ep1}
egnd2 99 999 P_VEE 0 {ep2}
*fb 7 99 poly(5) vb vc ve vlp vln 0 10.61e6 -10e6 10e6 10e6 -10e6
* Forms current source with output
*  $I=10.61e6*i(vb)-10e6*i(vc)+10e6*i(ve)+10e6*i(vlp)-10e6*i(vln)$ 
*Qucs modification , Mike Brinson , Feb 2007.
*Sum 5 current sources to give fb.
fb1 7 99 vb {fp1}
fb2 7 99 vc {fp2}
fb3 7 99 ve {fp3}
fb4 7 99 vlp {fp4}
fb5 7 99 vln {fp5}
*
ga 6 0 11 12 {ga}
gcm 0 6 10 99 {gcm}
iee 10 P_VEE {iee}
hlim 90 0 vlim {hlim}
q1 11 P_INN 13 qx
q2 12 P_INP 14 qx
r2 6 9 100k
rc1 P_VCC 11 {rc1}
rc2 P_VCC 12 {rc2}
rel 13 10 {rel}
re2 14 10 {re2}
ree 10 99 {ree}
rol 8 P_OUT {rol}
ro2 7 99 {ro2}
rp P_VCC P_VEE {rp}
vb 9 0 dc 0
vc P_VCC 53 dc {vc}
ve 54 P_VEE dc {ve}
vlim 7 8 dc 0
vlp 91 0 dc {vlp}
vln 0 92 dc {vlp}
.model dx d(is=800.0e-18)
.model qx npn(is=800.0e-18 bf=62.5)
.ends
.end

```



```

* Modified Boyle OP AMP model template
* JFET input devices.
*
*TL081 OP AMP parameters, manufacturer Texas Instruments
.param c1=3.498p c2=15.0p
.param ep1=0.5 ep2=0.5
.param fp1=4.715e6 fp2=-5e6 fp3=5e6 fp4=5e6 fp5=-5e6
.param vc=2.2 ve=2.2 vlp=25 vln=25
.param ga=282.8e-6 gcm=8.942e-9
.param iss=195.0e-6 hlim=1k
.param r2=100k
.param rd1=3.536k rd2=3.536k
.param rss=1.026e6 ro1=150 ro2=150
.param rp=2.14k
*
.subckt ua741_TI P_INP P_INN P_VCC P_VEE P_OUT
c1 11 12 {c1}
c2 6 7 {c2}
dc P_OUT 53 dx
de 54 P_OUT dx
dlp 90 91 dx
dln 92 90 dx
* egnd 99 0 poly(2) (3,0) (4,0) 0 0.5 0.5
* Qucs modification, Mike Brinson, Feb 2007
egnd1 999 0 P_VCC 0 {ep1}
egnd2 99 999 P_VEE 0 {ep2}
*fb 7 99 poly(5) vb vc ve vlp vln 0 10.61e6 -10e6 10e6 10e6 -10e6
* Forms current source with output
* I=10.61e6*i(vb)-10e6*i(vc)+10e6*i(ve)+10e6*i(vlp)-10e6*i(vln)
*Qucs modification, Mike Brinson, Feb 2007.
*Sum 5 current sources to give fb.
fb1 7 99 vb {fp1}
fb2 7 99 vc {fp2}
fb3 7 99 ve {fp3}
fb4 7 99 vlp {fp4}
fb5 7 99 vln {fp5}
*
ga 6 0 11 12 {ga}
gcm 0 6 10 99 {gcm}
iss P_VCC 10 {iss}
hlim 90 0 vlim {hlim}
j1 11 P_INN 10 jx
j2 12 P_INP 10 jx
r2 6 9 100k
rd1 P_VEE 11 {rd1}
rd2 P_VEE 12 {rd2}
ro1 8 P_OUT {ro1}
ro2 7 99 {ro2}
rp P_VCC P_VEE {rp}
rss 10 99 {rss}
vb 9 0 dc 0
vc P_VCC 53 dc {vc}
ve 54 P_VEE dc {ve}
vlim 7 8 dc 0
vlp 91 0 dc {vlp}
vln 0 92 dc {vlp}
.model dx d(is=800.0e-18)
.model jx pjf(is=15.0e-12 beta=270.1e-6 vto=-1)
.ends
.end

```

Figure 51: Modified Boyle PS2SP netlist for the TL081 OP AMP.

```

* modified boyle op amp model template
* infile=Mod_boyle_template_npn.pp date=Thu Feb 8 23:54:59 2007 Converted with ps2sp.pl V4.11
* options: -sp3=1 -ltspice=0 -fromsub=0 -fromlib=0 -check=0 (tinylines=1)
* copyright 2007 by Friedrich Schmidt - terms of Gnu Licence
.subckt ua741_ti p_inp p_inn p_vcc p_vee p_out
c1 11 12 4.664e-12
c2 6 7 2e-11
dc p_out 53 dx
de 54 p_out dx
dlp 90 91 dx
dln 92 90 dx
egnd1 999 0 p_vcc 0 0.5
egnd2 99 999 p_vee 0 0.5
fb1 7 99 vb 9.42507068803016e-08
fb2 7 99 vc -1e-07
fb3 7 99 ve 1e-07
fb4 7 99 vlp 1e-07
fb5 7 99 vln -1e-07
ga 6 0 11 12 0.0001377
gcm 0 6 10 99 2.57e-09
iee 10 p_vee 1.016e-05
hlim 90 0 vlim 0.001
q1 11 p_inn 13 qx
q2 12 p_inp 14 qx
r2 6 9 100k
rc1 p_vcc 11 7957
rc2 p_vcc 12 7957
re1 13 10 2740
re2 14 10 2740
ree 10 99 19690000
ro1 8 p_out 150
ro2 7 99 150
rp p_vcc p_vee 18110
vb 9 0 0
vc p_vcc 53 2.6
ve 54 p_vee 2.6
vlim 7 8 0
vlp 91 0 25
vln 0 92 25
.model dx d(is=800.0e-18)
.model qx npn(is=800.0e-18 bf=62.5)
.ends
.end

```

Figure 52: Modified Boyle SPICE netlist for the TI UA741 OP AMP.

```

* modified boyle op amp model template
* infile=TL081-TI.pp date=Sun Feb 11 16:04:22 2007 Converted with ps2sp.pl V4.11
* options: -sp3=0 -ltspace=0 -fromsub=0 -fromlib=0 -check=0 (tinylines=1)
* copyright 2007 by Friedrich Schmidt - terms of Gnu Licence
.subckt ua741-ti p-inp p-inn p-vcc p-vee p-out times
c1 11 12 3.498e-12
c2 6 7 1.5e-11
dc p-out 53 dx
de 54 p-out dx
dlp 90 91 dx
dln 92 90 dx
egnd1 999 0 p-vcc 0 0.5
egnd2 99 999 p-vee 0 0.5
fb1 7 99 vb 4715000
fb2 7 99 vc -5000000
fb3 7 99 ve 5000000
fb4 7 99 vlp 5000000
fb5 7 99 vln -5000000
ga 6 0 11 12 0.0002828
gcm 0 6 10 99 8.942e-09
iss p-vcc 10 0.000195
hlim 90 0 vlim 1000
j1 11 p-inn 10 jx
j2 12 p-inp 10 jx
r2 6 9 100k
rd1 p-vee 11 3536
rd2 p-vee 12 3536
ro1 8 p-out 150
ro2 7 99 150
rp p-vcc p-vee 2140
rss 10 99 1026000
vb 9 0 dc 0
vc p-vcc 53 dc 2.2
ve 54 p-vee dc 2.2
vlim 7 8 dc 0
vlp 91 0 dc 25
vln 0 92 dc 25
.model dx d(is=800.0e-18)
.model jx pjf(is=15.0e-12 beta=270.1e-6 vto=-1)
.ends
.end

```

Figure 53: Modified Boyle SPICE netlist for the TI TL081 OP AMP.

## Constructing Qucs OPAMP libraries

Qucs release 0.0.10 includes a facility which allows users to build their own component libraries. This facility can be used to construct any library which contains device models formed using the standard schematic entry route provided the individual components that make up a model do not contain components that require file netlists. Qucs, for example, converts SPICE netlists to Qucs formatted netlists when a simulation is performed but does not retain the converted netlists. Hence, to add OP AMP macromodels that are based on SPICE netlist to a Qucs library a slightly modified procedure is required that involves users copying the converted SPICE netlist into a Qucs library. One way for generating SPICE netlist based OP AMP models is as follows<sup>25</sup>:

1. Construct a Qucs OP AMP model using the procedure described on page 3 of the *Qucs Simulation of SPICE Netlists* tutorial.
2. Add this model to a user defined library using the Qucs Create Library facility (short cut Ctrl+Shift+L).
3. Place a copy of the OP AMP model on a drawing sheet and undertake a DC analysis. NOTE: drag and drop the model symbol of the device you are simulating from your current work project and NOT from the newly created Qucs library.
4. Copy the section of the Qucs netlist that has been converted from the model's SPICE netlist and paste this into the newly created library model. The converted SPICE netlist can be displayed by pressing key F6. User generated library files are held in directory `user_lib`.<sup>26</sup>

To demonstrate the procedure consider the following example based on the UA741 Boyle model:

Steps 1 and 2 result in the following entry in a user created library:

```
<Component ua741(boyle)>
  <Description>
UA741 Boyle macromodel
  </Description>
  <Model>
.Def:Lib_OPAMP_ua741_boyle_ _net0 _net1 _net2 _net3 _net4
Sub:X1 _net0 _net1 _net2 _net3 _net4 gnd Type="ua741_boyle_cir"
.Def:End
```

---

<sup>25</sup>The procedure presented here must be considered a work around and may change as Qucs develops.

<sup>26</sup>The location of the user created libraries will differ from system to system depending where .qucs is installed.

```

</Model>
<Symbol>
  <.ID -20 74 SUB>
  <Line -20 60 0 -125 #00007f 2 1>
  <Line -20 -65 100 65 #00007f 2 1>
  <Line -20 60 100 -60 #00007f 2 1>
  <Line -35 -35 15 0 #00007f 2 1>
  <Line -35 40 15 0 #00007f 2 1>
  <Line 80 0 15 0 #00007f 2 1>
  <.PortSym -35 -35 1 0>
  <.PortSym -35 40 2 0>
  <.PortSym 95 0 3 180>
  <Line 60 50 0 -40 #00007f 2 1>
  <Line 60 -15 0 -40 #00007f 2 1>
  <Text -15 -55 30 #000000 0 "-">
  <Text -15 30 20 #000000 0 "+">
  <Text -15 -5 12 #000000 0 "UA741(Boyle)">
  <.PortSym 60 -55 4 180>
  <.PortSym 60 50 5 180>
  <Text 65 -30 12 #000000 0 "VCC">
  <Text 65 20 12 #000000 0 "VEE">
</Symbol>
</Component>

```

Note that the model requires a subcircuit of type ua741\_boyle\_cir which is not included when the library is created by Qucs. After completing the cut and paste operation described in steps 3 and 4 above the resulting library entry becomes the Qucs netlist shown next.

```

<Component ua741(boyle)>
  <Description>
  UA741 Boyle macromodel
  </Description>
  <Model>
  .Def:Lib_OPAMP_ua741_boyle_ _net0 _net1 _net2 _net3 _net4
  Sub:X1 _net0 _net1 _net2 _net3 _net4 gnd Type="ua741_boyle_cir"
  .Def:End
  .Def:ua741_boyle_cir _netN_INN _netN_INP _netN_OUT _netN_VCC _netN_VEE _ref
  Vdc:VE _net16 _netN_VEE U="2.3079"
  Vdc:VC _netN_VCC _net15 U="1.6079"
  Diode:D4 _netN_OUT _net16 Is="8e-16" Rs="1" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:D3 _net15 _netN_OUT Is="8e-16" Rs="1" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  R:RC _net14 _ref R="0.000616604"
  VCCS:GC _netN_OUT _ref _net14 _ref G="1621.79"
  Diode:D2 _net13 _net14 Is="1e-32" Rs="1" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  Diode:D1 _net14 _net13 Is="1e-32" Rs="1" N="1" M="0.5" Cj0="1e-14" Vj="0.7"
  R:RO1 _net13 _netN_OUT R="76.8"
  R:RO2 _net13 _ref R="489.2"
  VCCS:GB _net12 _net13 _ref _ref G="21.6919"
  C:C2 _net12 _net13 C="30p"
  R:R2 _net12 _ref R="100000"
  VCCS:GA _net8 _net12 _ref _net9 G="0.000188472"
  VCCS:GCM _net1 _ref _net12 _ref G="5.96e-09"
  R:RP _netN_VCC _netN_VEE R="15151.5"
  C:C1 _net8 _net9 C="5.45881e-12"
  Idc:IEE _netN_VEE _net1 I="1.516e-05"
  C:CE _net1 _ref C="0"
  R:RE _net1 _ref R="1.31926e+07"
  R:RE2 _net1 _net11 R="1820.05"
  R:RE1 _net1 _net10 R="1820.05"
  R:RC2 _netN_VCC _net9 R="5305.83"

```

```

R:RC1 _netN_VCC _net8 R="5305.83"
BJT:Q2 _netN_INP _net9 _net11 _ref Type="npn" Is="8.21538e-16" Bf="83.3333" Nf="1" Nr="1" Ikf="0"
Ikr="0" Vaf="0" Var="0" Ise="0" Ne="1.5" Isc="0" Nc="2" Br="1" Rbm="0" Irb="0" Cje="0" Vje="0.75"
Mje="0.33" Cjc="0" Vjc="0.75" Mjc="0.33" Xcjc="1" Cjs="0" Vjs="0.75" Mjs="0" Fc="0.5" Vtf="0"
Tf="0" Xtf="0" Itf="0" Tr="0"
BJT:Q1 _netN_INN _net8 _net10 _ref Type="npn" Is="8e-16" Bf="107.143" Nf="1"
Nr="1" Ikf="0" Ikr="0" Vaf="0" Var="0" Ise="0" Ne="1.5" Isc="0" Nc="2" Br="1"
Rbm="0" Irb="0" Cje="0" Vje="0.75" Mje="0.33" Cjc="0" Vjc="0.75" Mjc="0.33"
Xcjc="1" Cjs="0" Vjs="0.75" Mjs="0" Fc="0.5" Vtf="0" Tf="0" Xtf="0" Itf="0" Tr="0"
.Def:End
</Model>
<Symbol>
<.ID -20 74 SUB>
<Line -20 60 0 -125 #00007f 2 1>
<Line -20 -65 100 65 #00007f 2 1>
<Line -20 60 100 -60 #00007f 2 1>
<Line -35 -35 15 0 #00007f 2 1>
<Line -35 40 15 0 #00007f 2 1>
<Line 80 0 15 0 #00007f 2 1>
<.PortSym -35 -35 1 0>
<.PortSym -35 40 2 0>
<.PortSym 95 0 3 180>
<Line 60 50 0 -40 #00007f 2 1>
<Line 60 -15 0 -40 #00007f 2 1>
<Text -15 -55 30 #000000 0 "-">
<Text -15 30 20 #000000 0 "+">
<Text -15 -5 12 #000000 0 "UA741(Boyle)">
<.PortSym 60 -55 4 180>
<.PortSym 60 50 5 180>
<Text 65 -30 12 #000000 0 "VCC">
<Text 65 20 12 #000000 0 "VEE">
</Symbol>
</Component>

```

## Extending existing OP AMP models

The modular, Boyle and modified Boyle OP AMP models are three popular macromodels selected from a large number of different models that are in common use today. Most device manufacturers provide similar macromodels, or extended versions which more accurately model the performance of specific devices. Indeed, a growing trend has developed which mixes Boyle type models with modular structures<sup>27</sup>. Often, in practical design projects specific OP AMP properties must be simulated which are not modelled with an available OP AMP model. Two approaches can be used to overcome such deficiencies; firstly, a macromodel itself can be modified so that it models the required additional attributes, or secondly external components can be added which again extend model performance.

One important OP AMP parameter that the standard and modified Boyle models do not model is the frequency dependence of amplifier common-mode gain. Only

<sup>27</sup>See for example: Ray Kendall, User-friendly model simplifies SPICE OP-AMP simulation, EDN magazine, January 4, 2007, pp. 63-69.

the dc value of the CMRR is modelled. Such frequency dependency can be added by a simple modification<sup>28</sup>, requiring one extra node, that simulates ac CMRR and gives close agreement between macromodel performance and data sheet specifications. Components CEE, REE and GCM, see Fig. 44, are replaced by the network shown in Fig. 54. Data sheets for the UA741 show the CMRR falling above a break frequency of about 200 Hz, due to the zero generated by CEE causing the common-mode gain to increase. This effect can be simulated in the Boyle macromodel by the addition of one extra node and two extra resistors and changes to REE and controlled source GCM as in Fig. 44. In this modified network, the common-mode voltage is detected at the junction of RE4 and CEE, introducing a zero into the response and attenuating the signal. The frequency of the zero is set by  $\frac{1}{2\pi * CEE * RE3}$ . The new value of CEE must have the same value as the original CEE value<sup>29</sup> if the same slew-rate is to be maintained, so for a 200 Hz cut-off this gives RE3=106.1M. RE4 is arbitrarily fixed at 10  $\Omega$ , which introduces another pole at about 2 GHz, well outside the frequency of interest. The value of REE is increased to RE5 (15.06meg), so that RE5 in parallel with RE3 equals the original value of REE. GCM is also increased by the factor  $\frac{RE3}{RE4}$  maintaining the correct low frequency common-mode gain. Differential frequency response and slew rate are unchanged by these modifications. The simulation results for the common-mode test circuit shown in Fig. 20 are given in Fig. 55. These indicate close agreement between the modular and ac Boyle macromodels.

Modifying the circuit of an existing OP AMP macromodel is at best a complex process or at worst impossible because the model details are either not known or well understood. One way to add features to an existing model is to add an external circuit to a model's terminals. This circuit acts as a signal processing element adding additional capabilities to the original macromodel. One circuit feature not modelled by any of the macromodels introduced in earlier sections is power supply rejection. By adding a simple passive electrical network to the terminals of a macromodel it is possible to model OP AMP power supply rejection. Power supply rejection(PSRR) is a measure of the ability of an OP AMP to reject unwanted signals that enter at the power terminals. It is defined as the ratio of differential-mode gain to power supply injected signal gain. The simulation of OP

---

<sup>28</sup>This section is based on unpublished work by David Faulkner and Mike Brinson., Department of Computing, Communications Technology and Mathematical Sciences, London Metropolitan University, UK.

<sup>29</sup>In the Boyle macromodel the value of CEE is set by the OP AMP slew rate. Adjusting both the positive and negative slew rates changes the value of CEE. For the UA741 these have been set at 0.625e6 and 0.500e6 respectively. This gives CEE=7.5pF which is commonly quoted for the UA741 value of CEE, see Andrei Vladimirescu, The SPICE Book,1994, John Wiley and Sons, Inc., ISBN 0-471-60926-9, pp 228-239. Also note care must be taken when choosing values for the two slew rates because negative values of CEE can occur which are physically not realisable.




Figure 54: AC CMRR modification for Boyle macromodel

AMP power supply rejection<sup>30</sup> is possible using the test circuit given in Fig. 56, where

$$V_{out}(f)^{\pm} = A_D(f) [V^+ - V^-] + A_{CM}(f) \left[ \frac{V^+ + V^-}{2} \right] + A_{PS}(f)^{\pm} V_S,$$

where  $A_D(f)$  is the OP AMP differential-mode gain,  $A_{CM}(f)$  is the OP AMP common-mode gain, and  $A_{PS}(f)^{\pm}$  is the OP AMP power supply injected gain. The superscript  $\pm$  indicates that the ac signal source is connected to either the OP AMP positive or negative power supply terminals but not simultaneously to both. Assuming that the OP AMP power supply injected gain has a single dominant zero at  $f_{PSZ1}^{\pm}$ , analysis yields

$$\frac{V_{OUT}(f)^{\pm}}{V_S} = \frac{\frac{1}{\alpha PSRR(0)^{\pm}} \left[ 1 + j \left( \frac{f}{f_{PSZ1}^{\pm}} \right) \right]}{\left[ 1 + j \left( \frac{f}{\alpha GBP} \right) \right]}$$

$$\text{Where } APS(f)^{\pm} = APS(0)^{\pm} \frac{\left[ 1 + j \left( \frac{f}{f_{PSZ1}^{\pm}} \right) \right]}{\left[ 1 + j \left( \frac{f}{f_{p1}} \right) \right]}, \quad \alpha = \frac{R2}{R1 + R2} = 1e - 4$$

$$PSRR(f)^{\pm} = \frac{PSRR(0)^{\pm}}{\left[ 1 + j \left( \frac{f}{f_{PSZ1}^{\pm}} \right) \right]}, \quad PSRR(0)^+ = \frac{A_D(0)}{A_{PS}(0)^+} \text{ and } PSRR(0)^- =$$

<sup>30</sup>M. E. Brinson and D. J. Faulkner, Measurement and modelling of operational amplifier power supply rejection, Int. J. Electronics, 1995, vol. 78, NO. 4, 667-678.






Figure 55: AC common-mode simulation results for (1) Boyle macromodel, (2) ac Boyle macromodel and (3) the modular macromodel




Figure 56: Test circuit for the simulation of PSRR(f) voltage transfer function characteristic

$$\frac{A_D(0)}{A_{PS}(0)^-}.$$

Typical values for the UA741 are  $PSRR(0)^+ = 110000$ ,  $PSRR(0)^- = 170000$ ,  $f_{PSZ1}^+ = 685Hz$ ,  $f_{PSZ1}^- = 6.2Hz$ . The considerable difference in the dominant zero frequencies of the injected power supply gains is normally due to the fact that the OP AMP circuits are not symmetric when viewed from the power supply signal injection terminals. By adding external components to an OP AMP macromodel power supply rejection effects can be easily simulated. The schematic shown in Fig. 57 shows the TI UA741 model with RC networks connected between the power supply terminals and earth. The voltage controlled voltage sources probe the voltages at the center nodes of the additional RC networks. These networks generate the power supply injected signals at dc. They also generate the dominant zero in the power supply rejection characteristic.

The values for the passive components can be calculated using:

$$RA = \frac{10^6}{PSRR(0)^+}, CA = \frac{1}{2 \cdot 10^6 \cdot \pi \cdot f_{PSZ1}^+}, RB = \frac{10^6}{PSRR(0)^-}, CB = \frac{1}{2 \cdot 10^6 \cdot \pi \cdot f_{PSZ1}^-}$$

Which gives, for the example UA741 device data,  $RA = 9\Omega$ ,  $CA = 232pF$ ,  $RB = 5.9\Omega$  and  $CB = 25.7pF$ . Simulation waveforms for the small signal frequency response of the test circuit are shown in Fig. 58. In the case of the modular UA741 model the simulation signal plot clearly demonstrates the fact that the model does not correctly represent the effects due to power supply injected signals.




Figure 57: Test circuit showing OP AMP with external power supply rejection modelling network




Figure 58: Simulation waveforms for the circuit illustrated in Fig. 57

## End note

While writing this tutorial I have tried to demonstrate how practical models of operational amplifiers can be constructed using basic electronic concepts and the range of Qucs built-in components. The modular OP AMP macromodel was deliberately chosen as the foundation for the tutorial for two reasons; firstly Qucs is mature enough to easily simulate such models, and secondly the parameters which determine the operation of the macromodel can be calculated directly from information provided on device data sheets. Recent modelling development by the Qucs team has concentrated on improving the SPICE to Qucs conversion facilities. This work has had a direct impact on Qucs ability to import and simulate manufacturers OP AMP models. The tutorial upgrade explains how SPICE Boyle type OP AMP macromodels can be converted to work with Qucs. The Qucs OP AMP library (OpAmps) has been extended to include models for a range of popular 8 pin DIL devices. If you require a model with a specific specification that is not modelled by an available macromodel then adding extra functionality may be the only way forward. Two procedures for extending models are outlined in the tutorial upgrade. Much work still remains to be done before Qucs can simulate a wide range of the macromodels published by device manufacturers. With the recent addition of subcircuit/component equations to Qucs it is now possible to write generalised macromodel macros for OP AMPs. However, before this can be done time is required to fully test the features that Stefan and Michael have recently added to Qucs release 0.0.11. This topic and the modelling of other OP AMP properties such as noise will be the subject of a further OP AMP tutorial update sometime in the future. My thanks to David Faulkner for all his help and support during the period we were working on a number of the concepts that form part of the basis of this tutorial. Once again a special thanks to Michael Margraf and Stefan Jahn for all their help and encouragement over the period that I have been writing this tutorial and testing the many examples it includes.